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P71 ABSTRACT 
A control system for a permanent-magnet motor (10) 
driven by a multiphase line-commutated inverter (12) is 
provided with integrators (24) for integrating the back 
EMF of each phase of the motor for use in generating 
system control signals for an inverter gate logic (30) 
using a sync and firing angle (a) control generator (26) 
connected to the outputs of the integrators. A precision 
full-wave rectifier (16) provides a speed control feed- 
back signal to a phase-delay rectifier (14) via a gain and 
loop compensation circuit (20) and to the integrators for 
adaptive control of the attenuation of low frequencies 
by the integrators as a function of motor speed, 
whereby as the motor speed increases, the attenuation 
of low frequency components by the integrators is in- 
creased to offset the gain of the integrators to spurious 
low frequencies. The a-control signals are produced by 
the firing angle control generator by means (48,50) for 
combining 120" segments of the integrated back EMF 
signals symmetrical about their maxima into composite 
positive and negative waveforms, and means (45,46) for 
sampling the maxima of each waveform every 120". 
These samples are then used as positive and negative 
a-control signals, whereby any change in amplitude of 
the integrated back EMF signals will not affect a 
change in the operating power factor of said motor and 
inverter. 
Primary Examiner-J. V. Truhe 6 Claims, 4 Drawing Figures 
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ADAPTIVE REFERENCE VOLTAGE GENERATOR 
FOR FIRING ANGLE CONTROL OF 
LINE-COMMUTATED INVERTERS 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to a control system for a per- 
manent-magnet motor drive, and more particularly to 
motor controllers utilizing the back EMF to obtain 
information for generating the inverter firing angle. 
In some applications, a permanent-magnet (PM) 
motor is controlled by a line-commutated inverter 
driven by a dc source comprised of a phase delay recti- 
fier (PDR). The PDR rectifies the 3-phase power from 
a utility line and delivers the resulting dc current to the 
inverter over a dc link choke. The dc link choke is 
designed to provide a smooth current source for the 
line-commutated inverter. The inverter provides the 
necessary current to the motor windings. 
A motor speed loop is closed around the inverter 
control, and a change in required speed results in a 
change in the PDR firing angle. This in turn changes 
the dc link current, and hence the motor speed. It is 
possible to vary the current in the dc link from zero to 
a maximum by adjusting the firing angle of the PDR in 
response to a gain and loop compensated error signal, 
where the error is the difference between a speed com- 
mand signal and a signal proportional to the speed of the 
motor generated by precision full-wave rectifier of the 
motor back EMF. 
The back EMF is also utilized to generate the in- 
verter control signals. Due to commutation overlap in 
the inverter, the back EMF is distorted. Consequently, 
the back EMF must first be filtered to remove distor- 
tions. This is generally accomplished with integrators, 
but in order to maintain a precise firing angle, expensive 
precision components must be used. A further problem 
is that the integrators provide much more gain to spuri- 
ous low frequencies than to the actual operating fre- 
quency. 
These spurious low-frequency fluctuations are caused 
by modulation between the PDR ripple and the back 
EMF frequency. At high motor speeds, these low-fre- 
quency fluctuations modulate the motor speed and are 
further reinforced by the integrators. Thus, in order to 
operate a line-commutated permanent-magnet motor at 
high speed, these low-frequency components must be 
filtered. A single high-pass filter, however, introduces 
undesirable phase shifts which result in poor motor 
power factors. The filter break (corner) frequency must 
be selected such that the phase shift does not cause 
excessive change in the power factor. It has been found 
that any single zero location that results in acceptable 
power factors will not adequately eliminate low-fre- 
quency noise at all speeds. 
One solution to this filter problem is to provide a 
high-pass filter whose break frequency can be changed 
as a function of speed so that adequate low-frequency 
filtering and system power factors can be obtained at all 
motor speeds, as disclosed in copending application Ser. 
No. 291,132 filed Aug. 7, 1981 entitled “ADAPTIVE 
2 
CONTROL SYSTEM FOR LINE-COMMUTATED 
INVERTERS.” However, as the speed increases, the 
attenuation of low-frequency components increases. 
This changes the output amplitude of the filter. Since 
5 this output is compared to a constant voltage in generat- 
ing firing angle signals for inverter firing angle control, 
any change in amplitude represents a change in the 
operating power factor of the system. 
The dominant factor in the efficiency of a line-com- 
10 mutated inverter is its firing angle. This firing angle 
always represents a power loss. Consequently, what is 
required is a system for maintaining precise control of 
the inverter firing angle, thereby optimizing motor effi- 
ciency. From the foregoing, it follows that any such 
l5 system must be immune to any amplitude fluctuations of 
the back EMF, or the integrated (filtered) back EMF. 
An object of this invention is to provide such a system 
without the use of expensive components in the back 
EMF integrator. 
SUMMARY OF THE INVENTION 
In accordance with the present invention, the inte- 
grated line-to-neutral waveforms A+, B+ and C+ are 
compared in pairs to generate square sync waveforms as 
20 
25 follows: 
A+SYNC= A+ > B+ 
B+SYNC = B+ > C+ 
C+SYNC = C+ >A+ 
3o The leading edges of these waveforms occur at the time 
where positive halves of the integrated back EMF 
waveforms are maximum. By combining these positive 
half cycles in a “highest wins” circuit, a pulsating wave- 
form is derived that is a train of 120” segments of posi- 
35 tive back EMF signals symmetrical about their maxima. 
Then by utilizing the leading edges of the sync wave- 
forms to time a sample-and-hold circuit, these maxima 
are sampled and held from one back EMF waveform 
maximum to the next back EMF waveform maximum. 
40 The output of the sample-and-hold circuit supplies the 
voltage reference used for comparison with RAMP 
signals derived from the back EMF signals in the fol- 
lowing manner: 
A RAMP=C+ 
45 BRAMP=A+ 
C RAMP=B+ 
This reference voltage is thus self-adapted to variations 
in amplitude of the integrator outputs A+, B+ and C+. 
It may then be adjusted in amplitude to yield the desired 
50 inverter firing angle, a. In this mechanization the refer- 
ence voltage utilized for generating the firing angle 
varies directly as the amplitude of the ramp signals 
identified above. Thus the firing angle of the inverter is 
dependent on the phase of the conditioned back EMF 
55 and is independent of its amplitude. Any residual low- 
frequency component which is not filtered by the high- 
pass filter in the integrator network is effectively re- 
moved. Although the foregoing describes only the gen- 
eration of a positive a-control signal for control of the 
60 firing angle of the inverter for positive half cycles, it is 
evident that the same may be done to generate a nega- 
tive a-control signal for negative half cycles in a strictly 
analogous manner. 
The novel features that are considered characteristic 
65 of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
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grators as motor speed increases so that adequate low- 
frequency filtering and system power factor can be 
obtained at all motor speeds. 
It should be noted that as the motor speed increases, 
5 and the gain of the integrators decreases, the outputs of 
the integrators also change in amplitude. Consequently, 
the concept of an adaptive filter for the integrators 
cannot be utilized in a conventional line-commutated 
DESCRIPT1oN OF THE 
FIG. 1 is a block diagram of a control system for a 
Permanent-magnet motor driven by a line-commutated 
inverter in which the present invention is utilized. 
2 is a   he ma tic diagram of the sync AND 
a-control generator in the system of FIG. 1. 
FIG. 3 is a waveform timing diagram useful in under- 
standing the sync and a-control generator of FIG* 2. inverter since the outputs of the integrators are nor- 
is a logic diagram ofthe inverter gate logic in 10 mally compared to a constant reference voltate for the 
the system of FIG. 1. purpose of generating firing angle control signals so 
that any change in amplitude represents a change in the 
operating power factor of the system. Thus, the line- 
commutated inverter must be made immune to any 
DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Referring to 
Of the drawings, a permanent- l5  amplitude fluctuations on the back EMF or the filtered 
back EMF. One technique for providing such immunity magnet (PM) motor lo is shown by a line- 
inverter l2 that is 'Owered by a phase will now be disclosed with reference to FIGS. 2 and 3. 
delay rectifier (PDR) 14. The latter conditions power Briefly, if the integrated line-to-neutral back EMF from a 3-phase utility line and delivers the resulting dc 
current to the inverter through a dc link choke 15. 20 waveforms Adh '4 and '4 are 'Ompared in pairs to 
mum speed, the necessary current to the motor wind- 
ings is synchronized by conventional means (not 
shown) using rotor position information. Once 15% 
speed is reached, sufficient back EMF can be sensed on 25 
the inverter output lines for use in synchronizing the 
combined in a precision full-wave rectifier 16 to provide 
a dc signal ProPortional to the motor speed. This speed The leading edges of these waveforms occur at the time 
signal is then compared with a dc speed command sig- 30 where positive halves of the integrated back EMF 
nal at a comparator 18 to provide an error signal that is waveforms are maximum. These leading edges are de- 
to the PDR through a gain and loop comPensa- tected to generate timing pulses used to sample and hold 
tion circuit 20. In that manner, a motor speed loop is the peaks of the integrated line-to-neutral back EMF 
closed around the line-commutated control system for waveforms A+, B+ and cj,. The sample and hold out- 
the motor which embodies the invention that will now 35 put is used Over the next 120~ to generate through a 
potentiometer the reference voltage with which the be described. 
The back EMF is also utilized to generate the control integrated line-to-neutral back EMF waveforms are 
signals for the line-commutated inverter 12, but due to in generating the firing angle control signals 
commutation overlap, the back EMF is distorted. To for the A+, B +  c+ SCR's of the inverter. This refer- obtain constant control sinusoidal waveforms devoid of 40 ence voltage, referred to hereinafter as the a-control 
distortion, and in phase with the motor he-to-neutral signal, is thus self-adapted to the amplitude of the condi- 
the back EMF BC$y and tion back EMF waveforms out of the integrators. A from differential amplifiers 22 are filtered in a set of strictly analogous arrangement is also provided for a three integrators represented by a single block 24. The negative a-control signal to fire the A-, B- and C- SCRs differential amplifiers produce sinusoidal signals that 45 of the inverter. are equal to the differences between the back EMFs A, Referring now specifically to FIG. 2, the outputs of B and C of the phases indicated in pairs as follows: the integrators are compared in pairs according to the 
above equations by comparators 31, 32 and 33 to pro- 
duce the sync signals +A$SYNC, +B$SYNC and 
+C$SYNC* The inverse Of these are re- 
quired for the inverter gate logic to be described with 
reference to 4* Inverters 349 35 and 36 are pro- 
55 restore the uninverted sync signals. This arrangement is 
The integrators 24 provide higher gain to spurious used in order to provide a low source impedance to the 
low frequencies than the actual operating frequency. differentiators 4, 41 and 42. The output waveforms of 
These spurious low-frequency fluctuations are caused these differentiators are negative pukes at the leading 
by modulation of the PDR ripple frequency with the edges of the inverted sync waveforms, and positive 
back EMF frequency. These low-frequency compo- 60 pukes at the trailing edges Of the inverted sync wave- 
nents at high motor speeds are reinforced by the inte- forms. The negative Pulses are coupled by buffer diodes 
grators. Consequently, low-frequency filtering is re- D1, D2 and D3 to a pulse shaper 43 while the Positive 
quired. That is accomplished, according to the aforesaid Pulses are coupled by buffer diodes D4, D5 and D6 to a 
copending application (without introducing undesirable pulse shaper 44. The pulse shaper 43 inverts the nega- 
phase shifts, which result in poor power factors for the 65 tive pulses so that they appear as shown in FIG. 2 for 
motor) by adaptive control of the break (corner) fre- the leading edges of the A$SYNC, B$SYNC and 
quency of high-pass filters at the inputs of the integra- C$SYNC waveforms. A similar train of sample-and- 
tors as a function of speed to decrease gain of the inte- hold timing pulses will occur at the trailing edges (nega- 
While the motor is brought up to about 15% of its maxi- generate square sync waveforms as shown in 
according to the equations: 
A+SYNC=A+>B+ 
B+SYNC=B+>C+ 
inverter. These back EMF signals are rectified and C+SYNC= C+ > A+ 
AB$=A-B 
BC$=B-C CA$=C-A 
The outputs of these integrators are utilized to obtain 50 
information for generating the firing angles for all three 
phases ofthe inverter, ~ $ 1 ,  B+I and ~ $ 1 .  This informa- 
tion is obtained through a sync and a-control generator 
verter gate drivers 28 through inverter gate logic 30. 
26 which then generates the gate firing pulses for in- vided for this purpose. Then inverters 379 38 and 39 
' 
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C+ = +C+SYNC*COMP 3 
A -  = -A$SYNCCOMP 4 
5 
tive going transitions) of the sync waveform also shown 
in FIG. 2. 
These two trains of timing pulses are applied to re- 
ceive from “highest win” circuits 48 and 50 segments 5 
about their maxima, i.e,, the respective positive and 
negative 120” segments that are the maxima of the three Each of these firing control signals is inverted by one of 
integrated back EMF waveforms. The samples are thus a bank of inverters 60, and the inverted signal is applied 
taken at the maxima Of the positive and negative half 10 to one of a bank of AND gates 62 to inhibit firing of a 
cycles of each of the back EMF waveforms. Sam- given device when, according to the logic equation, 
ple-and-hold circuit stores a signal proportional to the firing of that device is not required. This provides Some 
last maximum from one sample to the next for use as a immunity from noise. A third input to each of these 
reference voltage in the inverter gate logic to control AND gates is a control signal, INHIBIT, which is a 
the inverter firing angle, +a, i.e., for use as a-control 15 logical 1 during normal running conditions to 
signals. The positive and negative reference levels are enable the AND gates. A logical 0 disables these AND 
SO adjusted through potentiometers PI and p2 and non- gates when the motor is shut down, or while the motor 
inverting amplifiers 52 and 54 that the desired firing is being brought up to speed. ~ ~ r i ~ ~  this starting per- 
angle is maintained under dynamic conditions. The iod, the inverter is controlled by auxiliary signals ap- 
controller will thus be immune to fluctuations in the 20 plied to a bank of OR gates 64. These auxiliary signals 
integrated back EMF as the motor speed changes. are generated by a circuit (not shown) that utilizes rotor 
Briefly, each sample-and-hold circuit is comprised of position feedback from the motor rather than back 
two operational amplifiers Ai and A2, and a field-effect EMF as the basic of information for generating 
transistor (FET) Q1 as shown for the circuit 45. The the following control signals: 
input amplifier A1 is designed to drive capacitive loads 25 FIRE AA+ FIRE AA- 
without instability. The output amplifier provides a FIRE AB+ FIRE AB- 
tremely low drop. The sample-and-hold pulse 
spective sample-and-hold circuits 45 and 46 which re- 
(120”) of positive and negative back EMF’S symmetrical 
B-  = -B+SYNCCOMP 5 
C- = -C+SYNCCOMP 6 
high impedance unity gain follower to achieve ex- 
applied to the gate of the FET QI turns it On to change normal operating speed, the signal INHIBIT is again 
the charge storage capacitor ‘SUP Or down to the leve 30 made high. The firing control signals out of the AND 
FIRE AC+ FIRE AC- 
Once the motor reaches a specified speed, such as 15% 
of the output of the “highest win” circuit connected to 
the input amplifier Ai. Once the transistor Q1 is turned 
off, the charge is maintained at a very constant level 
storage capability is due to high input impedance of the 35 
voltage follower which functions as a precision voltage 
gates 62 are thus given by the following explicit equa- 
tions: 
until the next sample-and-hold pulse. This excellent FIRE A +  =(A+.Z+.=T)+FIRE AA+ 
FIRE B+ = ( B + . ~ + . I ~ T ) + F I R E  AB+ 
source isolator. 
are as follows: 
The ramp signals used by the inverter gate of FIG. 4 
A RAMP=CI 
FIRE C+ = ( C + . z + . m ) + F I R E  ACt 
FIRE A - =(A - *B- *INHIBIT) + FIRE AA- - -  40 
FIRE B- =(E- *c- .INHIBIT)+ FIRE AB- B RAMP=A+ C RAMP=B+ 
Referring now to FIG. 4, a bank of six comparators 
56 are utilized to compare the three ramp signals with 45 
both the positive and the negative a-control signals 
according to the following equations: 
FIRE c- =(C-.~-.INHIBIT)+FIRE AC- 
At this time, the terms Fire AA+, AB+, AC+, AA-, 
AB -, and AC- are all zero, having been inhibited by 
the INHIBIT signal at the source circuit. These outputs 
of OR gates 64 are used for firing control of the in- 
50 verter, both during the positive and negative half cycle 
of the three-phase power to the motor from the in- 
verter. In the event the gate drivers 28 (FIG. 1) are so 
implemented as to require the inverse of the firing con- 
trol signals as well, inverters (not shown) may be added 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. Consequently, it is 
are ‘Om- 60 intended that the claims be interpreted to cover such 
modifications and equivalents. 
COMP l = A  RAMP> +a 
COMP 2=B RAMP> +a 
COMP 3=C RAMP> +a 
COMP 4=A RAMP> -a 
COMP 5=B RAMP> -a 
COMP 6=C RAMP> -a 
55 to provide the inversions. 
The six 
bined with the sync signals in a bank of AND gates 58 
to generate three positive and three negative phase 
firing control signals according to the following equa- 
tions: 
through 
What is claimed is: 
1. Apparatus for generating an adaptive reference 
voltage for use as a firing angle control signal in a sys- 
A+= +A+SYNCCOMP 1 65 tem for control of a line-commutated inverter using 
information from integrated back EMF signals from a 
B+ +B+SYNCCOMP 2 high speed multiphase permanent magnet motor com- 
prising 
7 
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means of combining 120" segments of said integrated 
back EMF signals symmetrical about their maxima 
of one polarity into a composite wavform, and 
means for sampling said maxima of said composite 
waveform and holding each maximum until the 5 
next sampling, thereby generating a voltage to be 
used as a reference for comparison with said inte- 
grated back EMF signals for control of the firing 
angle of said inverter that is proportional to the 
amplitude of said integrated back EMF signals, 10 
whereby any change in amplitude of said inte- 
grated back EMF signals will not effect a change in 
the operating power factor of said motor and in- 
verter. 
ing integrators for integrating the back EMF of each 
phase of the motor for use in generating system control 
signals, the combination comprising 
means for combining out-of-phase sinusoidal wave- 
forms produced by said integrators through cir- 
cuits for combining the highest segment of each 
waveform symmetrical about their maxima of each 
polarity, and 
means for sampling and holding the successive max- 
ima of each output waveform of said combining 
means to produce positive and negative firing angle 
control signals. 
5. The combination defined by claim 4 wherein said 
means for sampling and holding the successive maxima 
2. Apparatus as defined in claim 1 including means for 15 of each wavefo,rm for producing each firing angle con- 
combining 120" segments into a composite waveform trol signal includes means for attenuating the firing 
segments of said integrated back EMF signals symmet- angle signal to a desired level for firing angle control. 
rical about their maxima of polarity opposite to said one 6. The combination defined by claim 4 or 5 wherein 
polarity, and means for sampling said maximas of oppo- said means for sampling and holding the successive 
site polarity to generate a voltage reference of said 20 maxima of each output waveform of said combining 
opposite polarity in a way strictly analogous to generat- means is comprised of means for comparing said sinu- 
ing said reference voltage of said one polarity. soidal waveforms produced by said integrators in pairs 
3. Apparatus as defined in claim 1 or 2 wherein said of produce for each sinusoidal waveform a square 
motor is a 3-phase motor and said means for sampling waveform having a leading edge coincident with the 
and holding is comprised of means for comparing said 25 maxima of the third sinusoidal waveform of positive 
integrated back EMF signals in pairs to produce for polarity and a trailing edge coincident with the maxima 
each integrated back EMF signal a square waveform of the third sinusoidal waveform of negative polarity, 
having leading edges coincident with the maxima of the and means for deriving from said leading and trailing 
third integrated back EMF signal, and means for deriv- edges of said square waveforms two trains of pulses for 
ing from said leading edges of said square waveforms a 30 timing said means for sampling of the successive max- 
train of pulses for timing the sampling function of said ima of each output waveform of said combining means 
sample and hold means. to produce said positive and negative firing angle con- 
4. In a control system for a permanent-magnet motor trol signals. 
driven by a 3-phase line-commutated inverter, and hav- * * * * *  
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